Design of High-Speed Low-power SRAM Cell using FinFET in the Stack Method for Medical Applications

MONIKA SHARMA, SANDEEP SINGH GILL, KANIKA SHARMA, BANOTH KRISHNA Department of Electronics and Communication Engineering, National Institute of Technical Teachers Training and Research-Chandigarh, INDIA

Abstract: - This research presents a high-speed, low-power Static Random-Access Memory (SRAM) cell design utilizing the Stack Method, tailored specifically for medical applications. The Stack architecture using Fin-FET technology is employed to effectively reduce power consumption and access delays during both write and read operations. The proposed SRAM cell achieves notable power efficiency, with a power consumption of 35.9 nanowatts (nW). The delays are also significantly reduced with the write time of 168.377 picoseconds (ps) and read time of 212.35 ps. The circuit has been simulated in the Cadence Virtuoso EDA tool. This design can be used in medical applications because of its efficient performance parameters.

Key-Words: - CMOS, FinFET, Low-Power, High-Speed, Medical, SRAM, Stack method.

Received: March 9, 2024. Revised: August 7, 2024. Accepted: September 8, 2024. Available online: October 21, 2024.

1 Introduction

Static Random Access Memory plays an especially important role in modern technology to store data. One of the essential requirements of the SRAM in today's modern world is high speed and low power consumption. Figure 1 shows the circuit diagram of conventional 6T SRAM. The research tries to design the SRAM using a stack method which has better performance in terms of speed and power and can be incorporated into medical applications. The following explanation will explore the stack method regarding its method, goal, and result to establish its better performance.

Medical applications require devices that are reliable, fast, and power-efficient. Reliability is a major factor as human lives are at stake in case of malfunctionality of the equipment. Less power consumption is always desirable.



Fig. 1: Conventional 6T SRAM circuit diagram

Additionally, the ability of SRAM to operate in environments where reliability and accuracy are of paramount importance makes it suitable for use in medical equipment, where precision and the quick processing of large amounts of data play an important part in patient care and outcome.

2 Literature Review

The high-density 5T SRAM using a single bitline for read and write operation has been described to reduce power dissipation, [1]. While studying various SRAM configurations like 4T,5T,6T,7T,8T,9T, 10T,11T, it has been concluded that every configuration has certain trade-offs, [2]. Likewise in 7T SRAM, the write operation is performed by the single bitline to save power, [3].

6T SRAM and 8T SRAM have been studied and compared regarding their performance parameters, [4]. A new type of the 9T SRAM has been introduced with increased stability and lower power consumption, [5]. 10 T PPM based SRAM has been introduced which exhibits high stability and low leakage current, [6], along with it a Schmitt Trigger based 10 T SRAM has been proposed which has high SNM compared to 6T SRAM, [7].

Another ST based SRAM with better read and write operation and which can be used in the ultralow power requirements was studied. It is also resistant to the process variation, [8]. In a bid to reduce power dissipation 10 T SRAM cell using power gated PMOS transistor was proposed, [9] and another 11 T SRAM which has good SNM and low power dissipation was studied, [10].

The numerical model for the simulation of SEE (single event effect) in realistic SOI FinFET was computed and have compared the nanoscale FinFET I-V characteristics, [11]. They have shown the importance of the correct physics model for accurate characteristics of FinFET.

The process variation effect on FinFET devices was also analyzed and was reported that power dissipation, WNM, RNM, and SNM of FinFET vary with the width of the load, driver, and access [12]. The FinFET with smaller widths have more deviations than the larger ones. As the temperature increases the SNM, and RNM decreases but WNM increases.

A new type of DG-FinFET SRAM with modification of the source potential of the NMOS transistor is designed which is more tolerant to the SEU, [13]. It has better performance compared to the standard DICE, but the area size is larger.

A comparison of the soft error study of the four different versions of double-gated FinFET with simultaneous and independent driven gates was done and it was concluded that the common double gate requires the highest amount of LET (Light Energy Transfer) to flip compared to independent DG-FinFET (Double Gated FinFET), [14]. Amongst the IG-FinFET (Independent Gate-FinFET), transistors in place of access device do not cause much degradation of SEU performance as compared to the transistors in the place of the inverters.

The 10 different topologies for the SEU hardness of the SRAM were compared and it was found out that the Flexible Pass Gate and Pass gate-opposite storage node amongst the IG-FinFET are the best options, [15].

Low power consumption IG FinFET is preferred over the SG (shorted Gate) but the PDP of the IG is more than that of the SG, [16]. Transistor sizing is an important parameter.

The fine grain and coarse-grain gating techniques were used to reduce power dissipation, enhancing SNM, [17]. A significant improvement in the gate control of the FinFET has been observed while using high-K dielectric material like (HFO2) i.e., Hafnium Oxide, [18]. The leakage current is reduced and hence reduces the short channel effect in the case of high-K dielectric material.

TID is impacted by the frequency of the

radiation falling on FinFET, [19]. The circuit level parameters degrade i.e., gate delays become more, and the leakage current increases.

It has been analysed that the higher the Vth of the transistors, the more resistant they are to the radiation onslaught, [20]. In order to make SRAM more resistant to the atmospheric radiation, a new RHMD 10 T SRAM cell has been proposed which also has less power consumption, [21].

6T SRAM has been compared at the different technology nodes in terms of power, delay and SNM, [22] and in another study, 6T SRAM and 8T SRAM has been compared with regard to various performance parameters at 45 nm technology, [23].

Sleep transistor helps in reduction of static power as is studied, [24]. A novel approach to designing low-power SRAM cells with improved write ability has been proposed, [25]. The proposed design is based on stacked inverters and uses power gating, different supply voltages for different modes of operation, and other techniques to lessen power dissipation in static mode. The paper proposes that the design can be used in a less noisy environment where the voltage fluctuation is minimal.

The SRAM using a dual control stacked inverter has been designed and the proposed design has resulted in lower power consumption by 43.42% and reduces the delay by 77.05% when compared to the sleepy stack approach, sleepy keeper approach, and dual stack power gating, [26].

A double-ended low power SRAM which uses slow power stacked inverters was proposed leading in significant power reduction, [27]. By providing a low power supply during the read operation, power can be further reduced.

It has been analysed that the off-current, DIBL, on-current, and sub-threshold swing are highly dependent on process parameters like thickness and height of the fin, and oxide-thickness, [28].

It has been observed that the shape of the fin in FinFET transistors also plays an important role in the analysis of the short-channel effects like subthreshold current, leakage current, etc., [29]. They have compared the short channel effects in the case of rectangular and trapezoidal-shaped fins.

A new 8T SRAM cell has been proposed and compared with the 6T and 8T SRAM which has better SNM and low power dissipation, [30]. Emphasizing on the importance of the Low power another 8T SRAM with restoration of the swing node is proposed, [31].

A reconfigurable SRAM which can be used as a sense amplifier to read data as well as in-memory computing was proposed, [32].

The new material transistor i.e. Carbon Nano tube FET which has better stability, low power dissipation and better performance when compared to the conventional MOSFET was proposed, [33].

The stacking method has been applied to reduce the leakage power, [34]. To reduce the power consumption by using transistors in stack was proposed, [35]. The write and read circuitry has been modified along with the use of the stack inverters to reduce leakage power, [36].

3 Methodologies

3.1 Analysis of Various SRAM Configurations using CMOS Transistors

6T SRAM, 8T SRAM, and 10T SRAM have been designed and simulated in Cadence Virtuosos in 45nm technology and the performance parameters (delay, power consumption, and static noise margin) are calculated.

3.2	Analysis	of	Various	SRAM
	Configurations		using	FinFET
	Transistor	S		

The performance parameters of 6T, 8T, and 10T SRAM are computed in Cadence Virtuosos while using FinFET transistors.

3.3 Stack Architecture-based SRAM Comparison with Another Configuration

The stack architecture-based circuit is compared with conventional SRAM, Forced-based SRAM and Forced NMOS based SRAM in Cadence Virtuoso in both CMOS and FinFET technologies.

Performance parameters:

- a. Stack Inverter Design: The stack inverter design was compared with the CMOS inverter design. The performance parameters such as read delay, write delay, SMN, and power consumption were computed, compared, and analysed.
- **b.** Circuit Design of SRAM: The SRAM was designed with the stack inverter using Cadence and its delay, power, and static noise margin were computed and compared with other SRAM configurations.

Sensitivity & error analysis: Sensitivity analysis is used to analyse the circuit under varying conditions of transistor size, voltage supply, temperature, noise margin, etc. It forecasts the reliability of the circuit.

Error analysis on the other hand takes into consideration the potential errors that could occur in the circuit during the read or write operation so that some error-correcting codes, or some redundant circuitry can be added to compensate for the error. The soft error is another major concern for SRAM cells exposed to the radiation which can be mitigated by introducing radiation-hardened cells.

3.4 Power Analysis

Power consumption is one of the deciding parameters while designing SRAM. A circuit with low power consumption is always desirable.

3.5 Timing Analysis

Timing analysis includes delay calculation during the read operation of the SRAM cell and delay calculation when some data is written into the cell. The smaller the value of the delay, the faster is the SRAM.

3.6 Static Noise Margin Analysis

SNM is the least amount of voltage required to alter the state of the cell. The higher the value of the SNM, the better is the reliability of the cell.

3.7 Comparative Analysis

A comparison between the designed stack inverter and various other SRAM configurations, based on the performance parameters was made and accordingly, the conclusion was established.

3.8 Validation and Optimization

We tried to adjust the circuit parameters to optimize the SRAM cell circuit by doing iterative simulation in the Cadence tool.

3.9 Robustness and Reliability Testing

To perform the robustness, and reliability test, the SRAM was simulated in various conditions like varying transistor sizing, etc.

The above-outlined methodology was used to design and evaluate the stack inverter-based SRAM design.

4 Result Analysis

The result obtained by analyzing the performance parameters of the SRAM circuit like power, delay and SNM gives a favorable advantage to stack method design over other SRAM configurations.



Fig. 2: 6T SRAM Circuit Diagram

a. CMOS Architecture Analysis: As shown in Figure 2 which represents the circuit diagram of 6T SRAM is implemented first using the CMOS transistor and then using the FinFET transistor with the help of the Cadence Virtuoso tool. In the 6T SRAM Circuit, the circuit is simple. As there is no separate read and write circuit its power consumption is more and is less stable.



Fig. 3: 8T SRAM Circuit Diagram

Figure 3 is the schematic diagram of 8T SRAM implemented first using the CMOS transistor and then using the FinFET transistor using the Cadence Virtuoso tool. The read and write operations are isolated because of which 8T SRAM is more stable but consumes more area.



Fig. 4: 10T SRAM Circuit Diagram

Figure 4 is the schematic diagram of 10T SRAM implemented first using the CMOS transistor and then using the FinFET transistor using the Cadence Virtuoso tool. It is PP10T consisting of 10 transistors which includes 2 NMOS and 8 PMOS.



Fig. 5: Delay Propagation waveform

As shown in Figure 5 the delay waveform from which the propagation delay is calculated. Read Delay is calculated by first asserting the word line and then asserting both bit lines. Depending on the bit stored in the SRAM, there is a transition in either of the bit lines. This transition indicates if the stored bit is "0" or "1". Write Delay is calculated when the word line is asserted and to write "1", one of the bit lines is made high and the other bit line is made "0".

Static Noise Margin which determines the sensitivity of noise towards the circuit has been computed. It can be observed that the SNM of Stack inverter-based SRAM is better as compared to the other configurations. When the sizing of the transistors was not selected properly, we got the distorted butterfly curve indicating that SRAM has a low static Noise Margin and is not very reliable shown in Figure 6.



Fig. 6: Errored butterfly response

When the Sizing of the transistors was selected properly, a good butterfly curve was obtained, and the circuit has a good noise margin as shown below in the circuit.



Fig. 7: Butterfly curve corrected response

The butterfly curve as shown above in Figure 7 is used to calculate the static noise margin. The butterfly curve is obtained by superimposing the voltage transfer char. of one inverter with that of the voltage transfer curve of the second inverter. SNM is calculated by the side of the largest square that can fit in the loops of the butterfly curve.

The above architectures of the 6T, 8T, and 10T SRAM have been analyzed in both CMOS and FinFET technologies and the following results are obtained. As can be observed from Table 1, 8T shows a considerable improvement in the power dissipation and the static noise margin as compared to 6T SRAM.

SRAM	Parameters	CMOS (45nm)
	Write Delay	286.833ps
6T	Power Dissipation	94.0908nW
	SNM	301.71mv
	Write Delay	424.479ps
8T	Power Dissipation	35.607ps
	SNM	376mv
10T	Write Delay	89.0277ps
101	Power Dissipation	5.6136uW

Table 1. 6T, 8T, 10T CMOS Parameter Comparison

b. **SRAM Cell Architecture Analysis in FinFET technology:** The architectures of the 6T, 8T, and 10T SRAM are implemented using FinFET transistors. The following results are obtained and as can be observed from Table 2 8T shows a considerable improvement in the power-dissipation and propagation delay when compared to the respective performance

Table 2. 6T,	8T,10T	FinFET	Performance
Pa	rameter	Compari	son

parameters in CMOS.

I didiletter Comparison			
SRAM	Parameters	FinFET	
6T	Write Delay	242.448ps	
	Power Dissipation	46.3959nW	
	SNM	320.62mv	
8T	Write Delay	237.025ps	
	Power Dissipation	1.73482nW	
	SNM	250mv	
10 T	Write Delay	140.87ps	
	Power Dissipation	11.131µw	
	SNM	124.8555mv	

As shown in Figure 8, Figure 9 and Figure 10 the respective performance parameters namely propagation delay, power dissipation and Static Noise Margin (SNM) of each of the 6T SRAM, 8T SRAM, and 10T SRAM have been analysed and the comparison is represented through the graph.



Fig. 8: Output Parameters Analysis of 6T SRAM

Figure 8 compares the CMOS and FinFET performance parameters namely propagation delay, power dissipation, and Static Noise Margin (SNM) of 6T SRAM in CMOS and FinFET technology. FinFET SRAM performs better than the CMOS SRAM as it has lower propagation delay, Less Power dissipation, and more SNM.



Fig. 9: Output Parameters Analysis of 8T SRAM

Figure 9 compares the CMOS and FinFET performance parameters namely propagation delay, power dissipation, and Static Noise Margin (SNM) of 8T SRAM in CMOS and FinFET technology. FinFET SRAM performs better than the CMOS SRAM with lower propagation delay and lower power dissipation.

Figure 10 compares the CMOS and FinFET performance parameters, namely propagation delay, power dissipation, and Static Noise Margin (SNM) of 10T SRAM.



Fig. 10: Output Parameters Analysis of 10T SRAM

STACK Architecture SRAM Analysis using C. CMOS and FinFET: In logic gates, every NMOS and PMOS transistor gets split into two transistors. For NMOS, this division is beneficial for minimizing leakage current. The upper NMOS transistor encounters a rise in the source-to-substrate voltage, while the lower NMOS transistor undergoes an increase in the drain-to-substrate voltage. Both alterations aid in reducing the power lost in logic circuits. It is realized through the Cadence Virtuoso tool to calculate the performance parameters like power consumption, delay, and static noise margin. Stack architecture SRAM as shown in Figure 11 is analyzed in terms of performance parameters like delay time, power dissipation, and static noise margin. The results which are obtained after comparing the performance parameters of Stack architecture SRAM with Forced NMOS architecture and Forced PMOS architecture SRAM, are in favor of the designed SRAM.



Fig. 11: Stack architecture SRAM

d. Forced NMOS architecture SRAM: Another method to minimize leakage power is the stack approach. It works by splitting a single transistor into two smaller transistors to benefit from a stacking effect. This method relies on the concept that a PMOS and NMOS device can be substituted by two equivalent NMOS and PMOS devices with half the width-tolength ratio (W/L). This technique resembles traditional CMOS, but it involves an additional NMOS at the bottom. By having two NMOS devices as shown in Figure 12, it leads to increased delay, resulting in reduced leakage power in the circuit.



Fig. 12: Forced NMOS architecture SRAM

e. Forced PMOS architecture SRAM: This approach is the same as conventional CMOS but with an added PMOS in the upper part of the circuit as shown in Figure 13. A forced PMOS inverter is a type of logic gate that uses a PMOS (P-type Metal-Oxide-Semiconductor) transistor as the driving element.



Fig. 13: Forced PMOS architecture SRAM

Configurations			
	Performance	CMOS	Fin FET
	Parameters		
ack	Write Delay(ps)	242.396	168.377

Table 3 Comparison between various SRAM

	Parameters		
Stack	Write Delay(ps)	242.396	168.377
transistor	Read Delay (ps)	337.282	212.35
logic	Power (nW)	35.3	35.9
SRAM	SNM (mv)	364	364.33
Conventio	Write Delay(ps)	286.833	242.448
nal 6T	Read Delay(ps)	434.324	334.063
SRAM	Power (nW)	94.0908	46.3959
	SNM (mv)	301.71	320.62
Forced	Write Delay(ps)	251.22	187.151
NMOS	Read Delay (ps)	269.439	214.632
transistor	Power(nW)	70.090	42.1837
SRAM	SNM (mv)	350.07	363.76
Forced	Write Delay (ps)	226.514	172.90
PMOS	Read Delay (ps)	434.867	339.62
transistor	Power (nW)	40.4688	32,1024
SRAM	SNM (mv)	354	376.48

ſ



Fig. 14: Bar chart showing the comparison between different SRAM configurations

The comparison Table 3 is implemented in the Bar Chart for the visual representation. It is evident from Figure 14 that the Stack Transistor SRAM has a competitive edge over the other SRAM configurations in all the performance Parameters. It has lesser access time, lower power consumption, and high SNM which makes them suitable for devices where low power and high speed are required.

5 Conclusion

The research presents a favorable approach to SRAM cell design using the Stack Method, focusing on achieving a balance between highspeed performance and low power consumption for medical applications. The integration of the Stack Method has proven effective in enhancing power efficiency and minimizing access times, making the designed SRAM cell a viable solution for medical memory requirements. The achieved power efficiency of 35.3 nanowatts (nW) showcases a substantial reduction in power consumption, aligning with the growing need for energy-efficient memory solutions in the medical domain. Furthermore, the significant improvements in access times, with a write time of 242.396 picoseconds (ps) and a read time of 337.282ps, establish the SRAM cell as a high-speed memory option, crucial for real-time data processing and quick access to stored information. The high noise margin of 364mv further underscores the cell's resilience against noise-induced disturbances, ensuring consistent and error-free performance in challenging medical environments. Comparative analysis against conventional SRAM designs

affirms the competitive advantage of the Stack Method-integrated SRAM cell. The robustness and reliability testing further validate the stability and consistent performance of the SRAM cell across various operational conditions, substantiating its suitability for integration in diverse medical systems.

References:

- I. Carlson, S. Andersson, S. Natarajan and A. Alvandpour, "A high density, low leakage, 5T SRAM for embedded caches," *Proceedings of the 30th European Solid-State Circuits Conference, Leuven, Belgium,* 2004, pp. 215-218, doi: 10.1109/ESSCIR.2004.1356656.
- [2] Aparna, Ram Chandra Singh Chauhan "A Study of Different SRAM Cell Designs". *International Journal of Emerging Trends in Engineering Research*, Vol. 9 No.3, March 2021, doi: 10.30534/ijeter/2021/24932021.
- [3] R. E. Aly and M. A. Bayoumi, "Low-Power Cache Design Using 7T SRAM Cell," in *IEEE Transactions on Circuits and Systems II: Express Briefs*, vol. 54, no. 4, pp. 318-322, April 2007, doi: 10.1109/TCSII.2006.877276.
- [4] L. Chang, Fried, Hergenrother, Sleight, Dennard, Mopmtoye, Sekaric, McNab, Topol, Adams, Guarini, Haensch "Stable SRAM cell design for the 32 nm node and beyond," Digest of Technical Papers. 2005 Symposium on VLSI Technology, Kyoto, Japan, 2005, pp. 128-129, doi: 10.1109/.2005.1469239.
- [5] Z. Liu and V. Kursun, "Characterization of a Novel Nine-Transistor SRAM Cell," in *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, vol. 16, no. 4, pp. 488-492, April 2008, doi: 10.1109/TVLSI.2007.915499.
- [6] C. -H. Lo and S. -Y. Huang, "P-P-N Based 10T SRAM Cell for Low-Leakage and Resilient Subthreshold Operation," *in IEEE Journal of Solid-State Circuits*, vol. 46, no. 3, pp. 695-704, March 2011, doi: 10.1109/JSSC.2010.2102571
- [7] J. P. Kulkarni, K. Kim and K. Roy, "A 160 mV Robust Schmitt Trigger Based Subtreshold SRAM," in *IEEE Journal of Solid-State Circuits*, vol. 42, no. 10, pp.

2303-2313, Oct. 2007, doi: 10.1109/JSSC.2007.897148.

- J. P. Kulkarni and K. Roy, "Ultralow-[8] Voltage Process-Variation-Tolerant Schmitt-Trigger-Based SRAM Design," in IEEE Transactions on Verv Large Scale Integration (VLSI) Systems, vol. 20, no. 2, 319-332. Feb. 2012. doi: pp. 10.1109/TVLSI.2010.2100834.
- [9] Singh, P., & Vishvakarma, S. K. (2017). Ultra Low Power Process Tolerant 10T (PT10T) SRAM with Improved Read/Write Ability for Internet of Things (IoT) Applications. Journal of Low Power Electronics and Applications. <u>https://doi.org/10.20944/preprints201708.00</u> <u>12.v1</u>.
- [10] S. Ahmad, M. K. Gupta, N. Alam and M. Hasan, "Single-Ended Schmitt-Trigger-Based Robust Low-Power SRAM Cell," in *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, vol. 24, no. 8, pp. 2634-2642, Aug. 2016, doi: 10.1109/TVLSI.2016.2520490.
- [11] M. Turowski, A. Raman and W. Xiong, "Physics-based modeling of nonplanar nanodevices (FinFETs) and their response to radiation," *Proceedings of the 18th International Conference Mixed Design of Integrated Circuits and Systems - MIXDES* 2011, Gliwice, Poland, 2011, pp. 460-465
- [12] B. Raj, A. K. Saxena and S. Dasgupta, "Nanoscale FinFET Based SRAM Cell Design: Analysis of Performance Metric, Process Variation, Underlapped FinFET, and Temperature Effect," in *IEEE Circuits and Systems Magazine*, vol. 11, no. 3, pp. 38-50, thirdquarter 2011, doi: 10.1109/MCAS.2011.942068.
- [13] S Rathod, S. S., Saxena, A. K., & Dasgupta, S. (2010). A proposed DG-FinFET based SRAM cell design with RadHard capabilities. *Microelectronics Reliability/Microelectronics and Reliability*, 50(8), 1181–1188, <u>https://doi.org/10.1016/j.microrel.2010.04.02</u>0.
- [14] Ramakrishnan, V., & Srinivasan, R. (2012). Soft error study in double gated FinFETbased SRAM cells with simultaneous and independent driven gates. *Microelectronics*, 43(11), 888–893, https://doi.org/10.1016/j.mejo.2012.05.014.

- [15] K. Srikanth, N. Vinodhkumar, K. K. Nagarajan and R. Srinivasan, "Study of Single Event Upsets in different double gate FinFET based SRAM topologies," 2013 IEEE International Conference ON Emerging Trends in Computing, Communication Nanotechnology and (ICECCN), Tirunelveli, India, 2013, pp.260-264, doi: 10.1109/ICE-CCN.2013.6528505.
- [16] A. K. Kuna, K. Kandpal and K. B. R. Teja, "An investigation of FinFET based digital circuits for low power applications," 2017 International Conference on Circuit, Power and Computing Technologies (ICCPCT), Kollam, India, 2017, pp. 1-6, doi: 10.1109/ICCPCT.2017.8074280.
- [17] D. Anandani, A. Kumar and V. S. K. Bhaaskaran, "Gating techniques for 6T SRAM cell using different modes of FinFET," 2015 International Conference on Advances in Computing, Communications and Informatics (ICACCI), Kochi, India, 2015, pp. 483-487, doi: 10.1109/ICACCI.2015.7275655.
- [18] S. Verma, S. L. Tripathi and M. Bassi, "Performance Analysis of FinFET device Using Qualitative Approach for Low-Power applications," 2019 Devices for Integrated Circuit (DevIC), Kalyani, India, 2019, pp. 84-88, doi: 10.1109/DEVIC.2019.8783754.
- [19] A. Feeley, Y. Xiong, N. Guruswamy and B. L. Bhuva, "Effect of Frequency on Total Ionizing Dose Response of Ring Oscillator Circuits at the 7-nm Bulk FinFET Node," in *IEEE Transactions on Nuclear Science*, vol. 69, no. 3, pp. 327-332, March 2022, doi: 10.1109/TNS.2022.3144911.
- [20] King, M. P., Wu, X., Eller, M., Samavedam, S., Shaneyfelt, Silva, A. I., Draper, B., Rice, W. C., Meisenheimer, T., Felix, J., Zhang, E. X., Haeffner, T. D., Ball, D. R., Shetler, K. J., Alles, M. L., Kauppila, J. S., & Massengill, L. (2017). Analysis of TID process, geometry, and bias condition dependence in 14-nm FinFETs and implications for RF and SRAM performance. IEEE Transactions on Nuclear Science, 64(1),285-292, https://doi.org/10.1109/tns.2016.2634538.
- [21] S. Pal, D. D. Sri, W. -H. Ki and A. Islam, "Highly Stable Low Power Radiation Hardened Memory-by-Design SRAM for Space Applications," in *IEEE Transactions* on Circuits and Systems II: Express Briefs,

vol. 68, no. 6, pp. 2147-2151, June 2021, doi: 10.1109/TCSII.2020.3042520.

- [22] Saun, S., & Kumar, H. (2019). Design and performance analysis of 6T SRAM cell on different CMOS technologies with stability characterization. *IOP Conference Series: Materials Science and Engineering*, 561(1), 012093. <u>https://doi.org/10.1088/1757-899x/561/1/012093</u>.
- [23] Pratiksha Kulkarni, Punithra H M, Nalina H D, Preethana M, Kajal Kumari, 2020, Low Power 6T SRAM Design using 45nm Technology, International Journal of Engineering Research & Technology (IJERT) NCCDS – 2020, Vol. 8, Issue 13.
- [24] Rubahtasmeen Ammajan and H.P Rajani, "Use of sleep transistor in 6t sram cell for reduced power dissipation," (2020). *International Journal of Electrical Engineering and Technology (IJEET)*, Vol. 11(10), 306–310, <u>https://doi.org/10.34218/IJEET.11.10.2020.0</u> 41.
- [25] D. Chaudhary, V. Muppalla and A. Mukheerjee, "Design of Low Power Stacked Inverter Based SRAM Cell with Improved Write Ability," 2020 IEEE Region 10 Symposium (TENSYMP), Dhaka, Bangladesh, 2020, pp. 925-928, doi: 10.1109/TENSYMP50017.2020.9230809.
- [26] D. Satyaraj and V. Bhanumathi, "Efficient design of dual controlled stacked SRAM cell," *Analog Integrated Circuits and Signal Processing*, vol. 107, no. 2, pp. 369–376, Jan. 2021.
- [27] D. Chaudhary, V. Muppalla and A. Mukheerjee, "Design of Low Power Stacked Inverter Based SRAM Cell with Improved Write Ability," 2020 IEEE Region 10 Symposium (TENSYMP), Dhaka, Bangladesh, 2020, pp. 925-928, doi: 10.1109/TENSYMP50017.2020.9230809.
- [28] N. Kaur, M. Rattan and S. S. Gill, "Impact of gate oxide thickness and aspect ratio of fin height and fin width on nanoscale tapered FinFETs," 2016 IEEE International Conference on Recent Trends in Electronics, Information & Communication Technology (RTEICT), Bangalore, India, 2016, pp. 1787-1791, doi: 10.1109/RTEICT.2016.7808142.
- [29] A. Gaurav, S. S. Gill and N. Kaur, "Performance analysis of rectangular and trapezoidal TG bulk FinFETs for 20 nm gate length," 2015 Annual IEEE India Conference

(*INDICON*), New Delhi, India, 2015, pp. 1-5, doi: 10.1109/INDICON.2015.7443422.

- [30] Ram Murti Rawat, Vinod Kumar, "A Comparative Study of 6T and 8T SRAM Cell With Improved Read and Write Margins in 130 nm CMOS Technology," WSEAS Transactions on Circuits and Systems, vol. 19, pp. 13-18, 2020, https://doi.org/10.37394/23201.2020.19.2.
- [31] Kumar, V., Rawat, R. M., "Restoration circuits for Low power Reduce Swing of 6T and 8T SRAM Cell with Improved Read and Write Margins," (2021), WSEAS Transactions on Acoustics and Music, 7, 22– 34,

https://doi.org/10.37394/232019.2020.7.4.

- [32] S. H. H. Nemati, N. Eslami and M. H. Moaiyeri, "A Hybrid SRAM/RRAM In-Memory Computing Architecture Based on a Reconfigurable SRAM Sense Amplifier," in *IEEE Access*, vol. 11, pp. 72159-72171, 2023, doi: 10.1109/ACCESS.2023.3294675
- [33] Shirode, Ujwal & Kanphade, Rajendra & Gaadhe, Ajjay. (2023). "Stability and Power Analysis of Schmitt Trigger Based Low Power SRAM Bit-Cell Using CMOS and CNTFET Technology at 22nm Technology Node". Key Engineering Materials. 945. 41-46. 10.4028/p-73f387.
- [34] K. L. V. Ramana Kumari, M. Asha Rani, N. Balaji, S. Kotha and M. M. Kota, "Power Optimization Analysis of Different Sram Cells Using Transistor Stacking Technique," 2021 IEEE 8th Uttar Pradesh Section International Conference on *Electrical*, *Electronics* and Computer Engineering (UPCON), Dehradun, India, 2021. 1-6. doi: pp. 10.1109/UPCON52273.2021.9667583.
- [35] S. K. Mapari and M. Sharma, "10T SRAM Using Design by Stack Transistor Technique," 2018 Fourth International Conference on Computing Communication Control and Automation (ICCUBEA), Pune, India. 1-5. 2018. doi: pp. 10.1109/ICCUBEA.2018.8697598.
- [36] J. K. Mishra, P. K. Misra and M. Goswami, "Design of SRAM cell using Voltage Lowering and Stacking Techniques for Low Power Applications," 2020 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS), Ha Long, Vietnam, 2020, pp. 50-53, doi: 10.1100/4.DCCA.550000.2020.001(72)

10.1109/APCCAS50809.2020.9301672.

Contribution of Individual Authors to the Creation of a Scientific Article

The authors participated equally in the current study at all stages, from problem conceptualization to results and solution.

Sources of Funding for Research Presented in a Scientific Article or Scientific Article Itself

No funding was received for conducting this study.

Conflict of Interest

The authors have no conflicts of interest to declare.

Creative Commons Attribution License 4.0 (Attribution 4.0 International, CC BY 4.0)

This article is published under the terms of the Creative Commons Attribution License 4.0 <u>https://creativecommons.org/licenses/by/4.0/deed.en</u> <u>US</u>