NONE 20260716062919202 wseas/wseas content-registration-form@crossref.org content-registration-form International Journal on Applied Physics and Engineering 2945-0489 Venkateswara Reddy Kunduru Department of Electronics and Communication Engineering, M.B.T.S. Government Polytechnic, Guntur 522005, Andhra Pradesh, INDIA https://orcid.org/0000-0002-9567-1063 Compact instruction set architectures are essential for low-power embedded processors and educational CPU design, where hardware simplicity and code density are critical. Traditional RISC architectures such as MIPS and ARM employ wide instruction formats and large register files, which increase decoding complexity, silicon area, and power consumption. This paper presents AURORA-15, a fixed-length 15-bit instruction set architecture designed to achieve reduced hardware overhead while maintaining functional adequacy for embedded applications. The proposed ISA adopts a 28-bit datapath, an accumulator-influenced execution model, and a compact register file of eight registers, including dedicated zero, stack pointer, and link registers. Only two instruction formats are used to simplify decoding and control logic. PC-relative branching and base–offset addressing eliminate the need for complex absolute control hardware, while a partially reserved opcode space enables future extensibility. Functional validation using representative programs confirms correct arithmetic, memory, and control-flow operations. A comparative analysis with a MIPS-style architecture shows improved code density, reduced register file size, and lower decoder complexity. Owing to its minimal design and scalability, AURORA-15 is well suited for FPGA-based soft processors, educational platforms, and resource-constrained embedded systems. 07 16 2026 07 16 2026 40 5 https://creativecommons.org/licenses/by/4.0/deed.en_US 10.37394/232030.2026.5.5 https://wseas.com/journals/ape/2026/a12ape-005(2026).pdf D. A. Patterson and J. L. Hennessy, Computer Organization and Design: The Hardware/Software Interface, 5th ed. San Francisco, CA, USA: Morgan Kaufmann, 2014. D. A. Patterson and J. L. Hennessy, Computer Architecture: A Quantitative Approach, 6th ed. San Francisco, CA, USA: Morgan Kaufmann, 2019. MIPS Technologies, MIPS32® Architecture for Programmers Volume I: Introduction to the MIPS32® Architecture, 2009. ARM Ltd., ARM Architecture Reference Manual ARMv7-A and ARMv7-R Edition. Cambridge, U.K.: ARM Ltd., 2012. S. Furber, ARM System-on-Chip Architecture, 2nd ed. Reading, MA, USA: Addison-Wesley, 2000. K. Asanović et al., “The landscape of parallel computing research: A view from Berkeley,” EECS Dept., Univ. California, Berkeley, Tech. Rep. UCB/EECS-2006-183, 2006. J. L. Hennessy and N. P. Jouppi, “Computer technology and architecture: An evolving interaction,” Computer, vol. 24, no. 9, pp. 18– 29, Sep. 1991. A. Waterman, Y. Lee, D. A. Patterson, and K. Asanović, “The RISC-V instruction set manual, volume I: User-level ISA,” EECS Dept., Univ. California, Berkeley, 2014. R. Hartenstein, “A decade of reconfigurable computing: A visionary retrospective,” in Proc. Design, Automation and Test in Europe (DATE), 2001, pp. 642–649. J. E. Smith and G. S. Sohi, “The microarchitecture of superscalar processors,” Proc. IEEE, vol. 83, no. 12, pp. 1609–1624, Dec. 1995. M. Morris Mano and M. D. Ciletti, Digital Design, 5th ed. Upper Saddle River, NJ, USA: Pearson, 2013. A. S. Tanenbaum and T. Austin, Structured Computer Organization, 6th ed. Boston, MA, USA: Pearson, 2012. J. L. Hennessy and D. A. Patterson, “A new golden age for computer architecture,” Commun. ACM, vol. 62, no. 2, pp. 48–60, Feb. 2019. D. Seal, ARM Architecture Reference Manual, 2nd ed. Reading, MA, USA: Addison-Wesley, 2001. ARM Ltd., “Thumb-2 technology overview,” White Paper, 2003. R. E. Bryant and D. R. O’Hallaron, Computer Systems: A Programmer’s Perspective, 3rd ed. Boston, MA, USA: Pearson, 2016. J. L. Hennessy, “The role of instruction-set architectures in computer architecture,” Computer, vol. 15, no. 9, pp. 15– 24, Sep. 1982. M. Hill and M. Marty, “Amdahl’s law in the multicore era,” Computer, vol. 41, no. 7, pp. 33–38, Jul. 2008. P. Mishra and N. Dutt, Processor Description Languages: Applications and Methodologies. San Francisco, CA, USA: Morgan Kaufmann, 2008. S. Hauck and A. DeHon, Reconfigurable Computing: The Theory and Practice of FPGABased Computation. San Francisco, CA, USA: Morgan Kaufmann, 2007. J. Shen and M. Lipasti, Modern Processor Design: Fundamentals of Superscalar Processors. New York, NY, USA: McGrawHill, 2005. A. Waterman and K. Asanović, “The RISC-V instruction set manual, volume II: Privileged architecture,” 2019. N. Weste and D. Harris, CMOS VLSI Design: A Circuits and Systems Perspective, 4th ed. Boston, MA, USA: Pearson, 2011. J. Bhasker and R. Chadha, Static Timing Analysis for Nanometer Designs. New York, NY, USA: Springer, 2009. D. Flynn and W. Luk, “Computer system design: System-on-chip,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 9, no. 1, pp. 5–15, Feb. 2001.